Abstract-The problem of timing acquisition in decision feedback equalization (DFE) detectors for magnetic recording channels, in particular the multi-level DFE (MDFE), is considered. We first address the issue of the optimal choice of preamble pattern for timing acquisition and show that a 6 periodic pattern ( being the bit period) is optimum for medium to high user densities. Next, we show that the MDFE timing-error detector using the 6 -pattern is near optimum for acquisition. Finally, we propose a novel threshold-based fast acquisition scheme that can eliminate false lock and effectively prevent hang up problems.
I. INTRODUCTION
AST and accurate acquisition of clock timing is an essential prerequisite for reliable data detection in magnetic recording. Normally, a periodic clock run-in pattern, called preamble, is used for providing timing information during acquisition. The speed and accuracy of timing acquisition are determined mainly by the effective timing SNR (signal to noise ratio) of the preamble signal and the timing-error detector (TED) used in the timing recovery loop. The TED performance can be assessed by computing the loss in TED efficiency compared to that of the optimum maximum-likelihood (ML) TED [1] , [2] . Using these measures, we examine the optimality of preamble pattern and TED used in MDFE.
False lock and hang up are two serious problems that arise during timing acquisition. Timing acquisition can be hindered completely by false lock in the timing loop, and its speed can be retarded significantly by hang up. In DFE timing acquisition, these problems become more serious because of wrong decisions in the feedback filter due to possibly large initial timing, gain, or DC errors. In [3] , the use of special equalizer coefficients and switches are proposed to overcome false lock and hang up in MDFE TED. In this paper, we propose a novel technique using a modified threshold scheme to solve these problems. It also has a more general form and can tolerate large initial errors in gain and DC-offset.
In Section II, we investigate the optimal choice of preamble pattern. In Section III, we show that the MDFE TED with the 6 pattern (+++ ---) is near optimum. In Section IV, we propose a modified threshold-based fast timing acquisition scheme for DFE-type detectors, and present simulations for MDFE channel. The paper is concluded in Section V.
II. OPTIMALITY OF PREAMBLE PATTERN
The optimality of preamble pattern can be assessed using the effective timing SNR of the replay signal at the recording channel output (i.e., input of forward equalizer in Fig. 2 ). The effective timing SNR is defined as the ratio of the average power in the time derivative of the signal to noise variance. For a periodic preamble pattern, the replay signal is essentially sinusoidal, say, at frequency . Neglecting the harmonics and normalizing the variance of channel noise (additive white Gaussian) to 1, we can compute the effective timing SNR of the replay signal as SNR (1) where is the channel frequency response and is the frequency variable normalized by the bit-rate 1/ . For the Lorentzian channel model with user density is (2) where is the code rate of the channel encoder. We consider the use of 4 , 6 and 8 preamble patterns, which result in single-frequencies at 1/4 , 1/6 and 1/8 , respectively, and compute the timing SNR of the replay signal for various user densities. The results are shown in Fig. 1 for the rate 2/3 (1,7) coded Lorentzian channel. This is the code used 0018-9464/00$10.00 © 2000 IEEE in MDFE, which is the subject of the next two sections. Observe that the 4 -pattern is optimal for very low densities and the 8 -pattern for very high densities. Thus, the 6 -pattern preamble is the preferred pattern for medium to high densities.
Computing the timing SNR at the equalizer output results in similar conclusions as above. In fact, these conclusions could also have been reached by investigaing the efficiency of maximum likelihood timing recovery for each of the above preamble patterns [1] .
III. OPTIMALITY OF MDFE TED
Having chosen a suitable preamble pattern, the acquisition performance depends heavily on the type of TED scheme used [2] . We consider the MDFE detection scheme used in (1,7) coded channels [4] , [5] and analyze its TED performance during acquisition. MDFE detector has a simple structure and offers relatively good performance for medium to high densities [5] , [6] . The output of the transition based TED used in MDFE [3] is given by (3) where is the slicer input at time instant is timing offset, and is the corresponding decision at the slicer output. We assess the TED performance by comparing its efficiency with that of the ML TED [1] , [2] . TED efficiency is a measure of its ability to extract timing information while rejecting noise. Following [1] , TED efficiency is defined as SNR (4) where SNR is the power spectral density of the channel noise (white), is the slope of the TED transfer function (timing function) at origin, and is the variance of phase noise at TED output.
Using (4) and (3), the efficiencies of ML and the MDFE TED's can be obtained as (5) Re (6) where and are frequency responses of the MDFE equalized channel and the forward equalizer, respectively, and . We define the efficiency loss of MDFE TED as the ratio . Table I gives this loss over a range of user densities based on the 6 preamble pattern for Lorentzian channel. A loss factor of 2 means that the timingjitter variance at TED output will be twice as large for the same channel and timing loop parameters. Observe that the loss of MDFE TED is small even at very high densities. This suggests that the transition-based MDFE TED is near optimum for timing acquisition.
IV. MODIFIED THRESHOLD-BASED FAST ACQUISITION
It was shown in [3] that the MDFE TED given by (3) suffers from false lock and hang up problems. Instead of using the special equalizer coefficients and two switches to overcome these problems [3] , we propose a novel technique that is simpler and more general. The simulations reported here are for the Lorentzian channel at user density 3.0, with a 2-zero 4-pole forward equalizer and a 10-tap feedback equalizer.
The proposed scheme is depicted in Fig. 2 . The modified threshold filter has output (7) where and are two real-valued scale-factors. Typically, = 1 and = 1/6 for the 6 preamble pattern. The main idea is to modify the slicer threshold appropriately to ensure that the 6 -pattern with correct phase is recovered at the slicer output to avoid false lock, and to introduce hysteresis into the timing loop to prevent hang up.
A similar idea was earlier proposed in [7] for timing acquisition in partial response channels using 4 -pattern preamble. The modified threshold used in [7] is being a scale-factor. This introduces hysteresis effect for preventing hang up. However, this cannot be used directly in DFE since wrong decision feedback due to initial errors in phase, gain or DC can easily lead to false lock. To illustrate this, we did the following. With a fixed DC-offset of 0.5 at the slicer input, we estimated the timing function using 6 -pattern in the presence of the modified threshold . Doing this for all possible initial conditions in the feedback register and for timing offsets ranging from 3 to 3, and plotting the results together, we get the timing function shown in Fig. 3(a) .
Observe that even though hysteresis effect has been introduced, there are some false-lock spots on incorrect phases around 0.5. This is further illustrated in Fig. 3(b) that shows the phase-convergence curves with closed timing loop for the initial phase 0.5. There would be no false lock if DC-offset is zero. Careful examination revealed that the false lock phases correspond to decision patterns different from the desired 6 -pattern "+++ ---." Further studies showed that for certain initial offset in DC and phase, false lock could happen even with closed DC and timing loops. Thus, we may conclude that the simple threshold fails to prevent false lock in the presence of significant DC errors. However, false lock was not observed when the noise level in the channel was high. We also made similar investigation on the effect of fixed gain error at the slicer input. We observed several false lock phases when the slicer input gain was set to 0.5 (ideal gain being 1.0). Note that studying the effect of gain at the slicer input is analogous to gain studies in nonfeedback systems such as partial response channels. Now, we will show that the modified threshold scheme given by (7) can effectively solve this false lock problem while maintaining the hysteresis effect. This threshold helps to convert any wrong pattern in the feedback register into the 6 -pattern with correct phase. The first term, , in (7) forces the slicer output sequence to obey , which any 6 -pattern should satisfy. The second term forces the slicer output to have zero DC over any block of 6 bits, since any 6 -pattern should satisfy this too. For a valid 6 -pattern of any phase, the modified threshold is in the form "
." Using this sequence, the slicer makes a decision to be +1 (resp. 1) when is 2 (resp. +2), and to be +1 or 1 when is zero. This successfully builds in hysteresis effect and equips the slicer with the ability to shift a 6 -pattern with wrong phase to that with correct phase. In conclusion, by using the proposed modified threshold (7), the slicer can convert any wrong pattern in the feedback register into the 6 "+++---" pattern with correct phase.
Using the proposed threshold scheme, we repeated the simulations of Fig. 3 , and the results are shown in Fig. 4 . Observe that there are no false-lock phases. Further, the hysteresis range is significant. Hence, hang-up problem arising from large phase jitter is less probable. This scheme does not result in false lock even when there is a fixed gain of 0.5 at the slicer input, while retaining the hysteresis effect. Detailed studies showed that this scheme can tolerate gain at the slicer input from 0.5 to 2.0, and DC-offset from 0.5 to +0.5. The oscillatory nature that is observed in the phase convergence curves of Figs. 3(b) and 4(b) is because of the presence of fixed DC-offset. These curves would have been smooth if the DC-offset was zero or if the DC loop was closed.
To thoroughly study the performance of MDFE TED with the proposed modified threshold scheme, we performed MonteCarlo simulations using a second-order phase-locked loop. Initial phase and frequency errors were 50% and 0.1% of the clockcycle, respectively. Initial gain was set to 0.5 and DC-offset to 0.35. The channel SNR, which is defined as the ratio of base to peak of isolated transition response to RMS noise in user bandwidth, is 23 dB. We conducted 5000 simulations at user density 3.0, with closed timing-phase, frequency, DC and gain loops. The resulting phase convergence curves are plotted in Fig. 5 . The length of 6 -pattern preamble is 192 bits. The modified threshold scheme is disabled after the acquisition phase. At time instant 180, which is close to the end of acquisition phase, the RMS value of jitter in the phase is estimated to be less than 1.8%. Close examination revealed that the contents of feedback register converge from any initial random pattern to the correct 6 -pattern within about 25 bits.
Finally, the modified threshold scheme proposed above can be generalized to provide a threshold sequence (8) that can be used with preamble patterns having period bits, for even . Typically, = 1 and = 1/ .
V. CONCLUSION
We examined the problem of fast timing acquisition for DFE detectors. The 6 -pattern preamble has been shown to provide the best timing SNR for medium to high recording densities, on rate 2/3 (1,7) Lorentzian channels. With this preamble, the transition-based timing-error detector used in MDFE has been shown to be near optimum during acquisition. Finally, a modified threshold scheme has been proposed to overcome the problems of false lock and hang up, thus providing a novel and simple fast acquisition scheme. Simulations showed that this scheme can tolerate large initial errors in gain and DC-offsets.
